#### **Module Features**

- 128-Mbit Burst/Page Flash + 32-Mbit PSRAM
- Single 88-ball (8 mm x 10 mm x 1.2 mm) CBGA Package
- 1.65V to 1.95V V<sub>CC</sub>
- 2.7V to 3.1V V<sub>CCQ</sub> for Flash + PSRAM

#### 128-Mbit Flash Features

- 8M x 16 Organization
- High Performance
  - Random Access Time 70 ns, 85 ns
  - Page Mode Read Time 20 ns
  - Synchronous Burst Frequency 66 MHz
  - Configurable Burst Operation
- Sector Erase Architecture
  - Sixteen 4K Word Sectors with Individual Write Lockout
  - Two Hundred Fifty-four 32K Word Main Sectors with Individual Write Lockout
- Typical Sector Erase Time: 32K Word Sectors 800 ms; 4K Word Sectors 200 ms
- Thirty-two Plane Organization, Permitting Concurrent Read in Any of the Thirty-one Planes not Being Programmed/Erased
- Suspend/Resume Feature for Erase and Program
  - Supports Reading and Programming Data from Any Sector by Suspending Erase of a Different Sector
  - Supports Reading Any Word by Suspending Programming of Any Other Word
- Low-power Operation
  - 30 mA Active
  - 20 µA Standby
- VPP Pin for Write Protection and Accelerated Program/Erase Operations
- RESET Input for Device Initialization
- Two Protection Registers (128 Bits + 2,048 Bits)
- Common Flash Interface (CFI)
- Top and Bottom Boot Sectors
- 1.65V to 1.95V Operating Voltage
- 2.7V to 3.1V I/O

### 32-Mbit Asynchronous/Page PSRAM Features

- 2M x 16 Organization
- 70 ns Random Access Time
- 25 ns Page Read Cycle Time
- 2.7V to 3.1V PV<sub>CC</sub>
- <10 µA Deep Standby Power

### **Stack Module Memory Contents**

| Device      | Memory Combination     |
|-------------|------------------------|
| AT52SQ1283J | 128M Flash + 32M PSRAM |



128-Mbit Flash + 32-Mbit PSRAM Stack Memory

AT52SQ1283J

**Preliminary** 



Rev. 3525A-STKD-12/04




# **Memory Module Description**

The AT52SQ1283J memory module offers 128-megabit of nonvolatile Flash memory along with 32-megabit of PSRAM memory. The combined memory is packaged in a single 8 x 10 x 1.2 mm CBGA package with 88 balls.

The Flash memory provides Asynchronous, Page and Burst Mode Read operation for the most optimum system performance.

The 32-Mbit PSRAM is based on 1T/1C cell technology and offers interface compatibility with SRAM. The device supports Asynchronous and Page mode operations.


### **Block Diagram**



### **Pin Configurations**

| Pin Name  | Function                   |  |
|---|----------------------------|--|
| A0 - A22  | Addresses                  |  |
| I/O0 - I/O15  | Data Inputs/Outputs        |  |
| CE  | Flash Chip Enable          |  |
| ŌĒ  | Flash Output Enable        |  |
| WE  | Flash Write Enable         |  |
| AVD   | Flash Address Latch Enable |  |
| CLK   | Flash Clock                |  |
| RST   | Flash Reset                |  |
| WP  | Flash Write Protect        |  |
| VPP Flash Write Protection and Power Supply for Accelerated Program/Erase Operation |                            |  |
| WAIT Flash WAIT   |                            |  |
| VCC   | VCC Flash Power Supply     |  |
| PSRAM Chip Select   |                            |  |
| ZZ PSRAM Deep Power-down  |                            |  |
| VCCQ  | Output Power Supply        |  |
| ĪB  | PSRAM Lower Byte Control   |  |
| ŪB  | PSRAM Upper Byte Control   |  |
| POE PSRAM Output Enable   |                            |  |
| PWE   | PSRAM Write Enable         |  |
| PVCC  | PSRAM Power Supply         |  |
| NC  | No Connect                 |  |
| VSS   | Device Ground (Common)     |  |

#### 88-ball CBGA Top View



- Flash Only
- PSRAM Only
- Common

### **Absolute Maximum Ratings**

| Temperature under Bias   | 25°C to +85°C                  |
|--|--------------------------------|
| Storage Temperature  | 55°C to +150°C                 |
| All Input Voltages except V <sub>PP</sub> (including NC Pins) with Respect to Ground | 0.2V to V <sub>CC</sub> + 0.3V |
| Voltage on V <sub>PP</sub> with Respect to Ground                                    | 0.2V to + 12.5V                |
| All Output Voltages with Respect to Ground   | 0.2V to V <sub>CC</sub> + 0.3V |

#### \*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **DC and AC Operating Range**

| Operating Temperature (Case) | -25°C to 85°C  |  |
|------------------------------|----------------|--|
| V <sub>CC</sub> Power Supply | 1.65V to 1.95V |  |
| $V_{CCQ}, P_{VCC}$           | 2.7V to 3.1V   |  |





## 128-Mbit Flash Description

**COMMAND SEQUENCES:** When the device is first powered on, it will be in the read mode. Command sequences are used to place the device in other operating modes such as program and erase. The command sequences are written by applying a low pulse on the  $\overline{WE}$  input with  $\overline{CE}$  low and  $\overline{OE}$  high or by applying a low-going pulse on the  $\overline{CE}$  input with  $\overline{WE}$  low and  $\overline{OE}$  high. Prior to the low-going pulse on the  $\overline{CE}$  or  $\overline{WE}$  signal, the address input may be latched by a low-to-high transition on the  $\overline{AVD}$  signal. If the  $\overline{AVD}$  is not pulsed low, the address will be latched on the first rising edge of the  $\overline{WE}$  or  $\overline{CE}$ . Valid data is latched on the rising edge of the  $\overline{WE}$  or the  $\overline{CE}$  pulse, whichever occurs first. The addresses used in the command sequences are not affected by entering the command sequences.


BURST CONFIGURATION COMMAND: The Program Burst Configuration Register command is used to program the burst configuration register. The burst configuration register determines several parameters that control the read operation of the device. Bit B15 determines whether synchronous burst reads are enabled or asynchronous reads are enabled. Since the page read operation is an asynchronous operation, bit B15 must be set for asynchronous reads to enable the page read feature. The rest of the bits in the burst configuration register are used only for the burst read mode. Bits B13 - B11 of the burst configuration register determine the clock latency for the burst mode. The latency can be set to two, three, four, five or six cycles. The clock latency versus input clock frequency table is shown on page 21. The "Burst Read Waveform" as shown on page 32 illustrates a clock latency of four; the data is output from the device four clock cycles after the first valid clock edge following the high-tolow AVD edge. The B10 bit of the configuration register determines the polarity of the WAIT signal. The B9 bit of the burst configuration register determines the number of clocks that data will be held valid (see Figure 4). The Hold Data for 2 Clock Cycles Read Waveform is shown on page 32. The clock latency is not affected by the value of the B9 bit. The B8 bit of the burst configuration register determines when the WAIT signal will be asserted. When synchronous burst reads are enabled, a linear burst sequence is selected by setting bit B7. Bit B6 selects whether the burst starts and the data output will be relative to the falling edge or the rising edge of the clock. Bits B2 - B0 of the burst configuration register determine whether a continuous or fixed-length burst will be used and also determine whether a four-, eight- or sixteenword length will be used in the fixed-length mode. When a four-, eight- or sixteen-word burst length is selected, Bit B3 can be used to select whether burst accesses wrap within the burst length boundary or whether they cross word length boundaries to perform linear accesses (see Table 5). All other bits in the burst configuration register should be programmed as shown on page 21. The default state (after power-up or reset) of the burst configuration register is also shown on page 21.

**ASYNCHRONOUS READ:** There are two types of asynchronous reads  $-\overline{AVD}$  pulsed and standard asynchronous reads. The  $\overline{AVD}$  pulsed read operation of the device is controlled by  $\overline{CE}$ ,  $\overline{OE}$ , and  $\overline{AVD}$  inputs. The outputs are put in the high-impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention. The data at the address location defined by A0 - A22 and captured by the  $\overline{AVD}$  signal will be read when  $\overline{CE}$  and  $\overline{OE}$  are low. The address location passes into the device when  $\overline{CE}$  and  $\overline{AVD}$  are low; the address is latched on the low-to-high transition of  $\overline{AVD}$ . Low input levels on the  $\overline{OE}$  and  $\overline{CE}$  pins allow the data to be driven out of the device. The access time is measured from stable address, falling edge of  $\overline{AVD}$  or falling edge of  $\overline{CE}$ , whichever occurs last. During the  $\overline{AVD}$  pulsed read, the CLK signal may be static high or static low. For standard asynchronous reads, the  $\overline{AVD}$  and CLK signal should be tied to GND. The asynchronous read diagrams are shown on page 29.

PAGE READ: The page read operation of the device is controlled by  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{AVD}}$  inputs. The CLK input is ignored during a page read operation and should be tied to GND. The page size is four words. During a page read, the  $\overline{\text{AVD}}$  signal can transition low and then transition high, transition low and remain low, or can be tied to GND. If a high to low transition on the  $\overline{\text{AVD}}$  signal occurs, as shown in Page Read Cycle Waveform 1, the page address is latched by the low-to-high transition of the  $\overline{\text{AVD}}$  signal. However, if the  $\overline{\text{AVD}}$  signal remains low after the high-to-low transition or if the  $\overline{\text{AVD}}$  signal is tied to GND, as shown in Page Read Cycle Waveform 2, then the page address, A22 - A2, cannot change during a page read operation. The first word access of the page read is the same as the asynchronous read. The first word is read at an asynchronous speed of 70 ns. Once the first word is read, toggling A0 and A1 will result in subsequent reads within the page being output at a speed of 20 ns. If the  $\overline{\text{AVD}}$  and the CLK pins are both tied to GND, the device will behave like a standard asynchronous Flash memory. The page read diagrams are shown on page 23.

**SYNCHRONOUS READS:** Synchronous reads are used to achieve a faster data rate that is possible in the asynchronous/page read mode. The device can be configured for continuous or fixed-length burst access. The burst read operation of the device is controlled by  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , CLK and  $\overline{\text{AVD}}$  inputs. The initial read location is determined as for the  $\overline{\text{AVD}}$  pulsed asynchronous read operation; it can be any memory location in the device. In the burst access, the address is latched on the rising edge of the first clock pulse when  $\overline{\text{AVD}}$  is low or the rising edge of the  $\overline{\text{AVD}}$  signal, whichever occurs first. The CLK input signal controls the flow of data from the device for a burst operation. After the clock latency cycles, the data at the next burst address location is read for each following clock cycle.

Figure 1. Word Boundary



**CONTINUOUS BURST READ**: During a continuous burst read, any number of addresses can be read from the memory. When operating in the linear burst read mode (B7 = 1) with the burst wrap bit (B3 = 1) set, the device may incur an output delay when the burst sequence crosses the first 16-word boundary in the memory (see Figure 1). If the starting address is D0 - D12, there is no delay. If the starting address is D13 - D15, an output delay equal to the initial clock latency is incurred. The delay takes place only once, and only if the burst sequence crosses a 16-word boundary. To indicate that the device is not ready to continue the burst, the device will drive the WAIT pin low (B10 and B8 = 0) during the clock cycles in which new data is not being presented. Once the WAIT pin is driven high (B10 and B8 = 0), the current data will be valid. The WAIT signal will be tri-stated when the  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  signal is high.





In the "Burst Read Waveform" as shown on page 32, the valid address is latched at point A. For the specified clock latency of three, data D13 is valid within 13 ns of clock edge B. The low-to-high transition of the clock at point C results in D14 being read. The transition of the clock at point D results in a burst read of D15. The clock transition at point E does not cause new data to appear on the output lines because the WAIT signal goes low (B10 and B8 = 0) after the clock transition, which signifies that the first boundary in the memory has been crossed and that new data is not available. After a clock latency of three, the clock transition at point F does cause a burst read of data D16 because the WAIT signal goes high (B10 and B8 = 0) after the clock transition indicating that new data is available. Additional clock transitions, like at point G, will continue to result in burst reads.

**FIXED-LENGTH BURST READS:** During a fixed-length burst mode read, four, eight or sixteen words of data may be burst from the device, depending upon the configuration. The device supports a linear burst mode. The burst sequence is shown on page 22. When operating in the linear burst read mode (B7 = 1) with the burst wrap bit (B3 = 1) set, the device may incur an output delay when the burst sequence crosses the first 16-word boundary in the memory. If the starting is D0 - D12, there is no delay. If the starting address is D13 - D15, an output delay equal to the initial clock latency is incurred. The delay takes place only once, and only if the burst sequence crosses a 16-word boundary. To indicate that the device is not ready to continue the burst, the device will drive the WAIT pin low (B10 and B8 = 0) during the clock cycles in which new data is not being presented. Once the WAIT pin is driven high (B10 and B8 = 0), the current data will be valid. The WAIT signal will be tri-stated when the  $\overline{CE}$  or  $\overline{OE}$  signal is high.

The "Four-word Burst Read Waveform" on page 33 illustrates a fixed-length burst cycle. The valid address is latched at point A. For the specified clock latency of four, data D0 is valid within 13 ns of clock edge B. The low-to-high transition of the clock at point C results in D1 being read. Similarly, D2 and D3 are output following the next two clock cycles. Returning  $\overline{\text{CE}}$  high ends the read cycle. There is no output delay in the burst access wrap mode (B3 = 0).

**BURST SUSPEND:** The Burst Suspend feature allows the system to temporarily suspend a synchronous burst operation if the system needs to use the Flash address and data bus for other purposes. Burst accesses can be suspended during the initial latency (before data is received) or after the device has output data. When a burst access is suspended, internal array sensing continues and any previously latched internal data is retained.

Burst Suspend occurs when  $\overline{CE}$  is asserted, the current address has been latched (either rising edge of  $\overline{AVD}$  or valid CLK edge), CLK is halted, and  $\overline{OE}$  is deasserted. The CLK can be halted when it is at  $V_{IH}$  or  $V_{IL}$ . To resume the burst access,  $\overline{OE}$  is reasserted and the CLK is restarted. Subsequent CLK edges resume the burst sequence where it left off.

Within the device,  $\overline{OE}$  gates the WAIT signal. Therefore, during Burst Suspend the WAIT signal reverts to a high-impedance state when  $\overline{OE}$  is deasserted. See "Burst Suspend Waveform" on page 33.

**RESET:** A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET pin halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to read mode.

**ERASE:** Before a word can be reprogrammed it must be erased. The erased state of the memory bits is a logical "1". The entire memory can be erased by using the Chip Erase command or individual planes can be erased by using the Plane Erase command or individual sectors can be erased by using the Sector Erase command.

### AT52SQ1283J [Preliminary]

**CHIP ERASE**: Chip Erase is a two-bus cycle operation. The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse. Chip Erase does not alter the data of the protected sectors. The hardware reset during chip erase will stop the erase, but the data will be of an unknown state.

**PLANE ERASE:** As an alternative to a full Chip Erase, the device is organized into thirty-two planes (PA0 - PA31). The Plane Erase command is a two-bus cycle operation which can be used to individually erase any one of the thirty (PA1 - PA30) planes. The plane whose address is valid at the second rising edge of WE will be erased. The Plane Erase command does not alter the data in the protected sectors.

**SECTOR ERASE:** The device is organized into multiple sectors that can be individually erased. The Sector Erase command is a two-bus cycle operation. The sector whose address is valid at the second rising edge of  $\overline{\text{WE}}$  will be erased provided the given sector has not been protected.

**WORD PROGRAMMING:** The device is programmed on a word-by-word basis. Programming is accomplished via the internal device command register and is a two-bus cycle operation. The programming address and data are latched in the second cycle. The device will automatically generate the required internal programming pulses. Please note that a "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s.

**FLEXIBLE SECTOR PROTECTION:** The AT52SQ1283J offers two sector protection modes, the Softlock and the Hardlock. The Softlock mode is optimized as sector protection for sectors whose content changes frequently. The Hardlock protection mode is recommended for sectors whose content changes infrequently. Once either of these two modes is enabled, the contents of the selected sector is read-only and cannot be erased or programmed. Each sector can be independently programmed for either the Softlock or Hardlock sector protection mode. At power-up and reset, all sectors have their Softlock protection mode enabled.

**SOFTLOCK AND UNLOCK:** The Softlock protection mode can be disabled by issuing a two-bus cycle Unlock command to the selected sector. Once a sector is unlocked, its contents can be erased or programmed. To enable the Softlock protection mode, a two-bus cycle Softlock command must be issued to the selected sector.

**HARDLOCK AND WRITE PROTECT** ( $\overline{WP}$ ): The Hardlock sector protection mode operates in conjunction with the Write Protection ( $\overline{WP}$ ) pin. The Hardlock sector protection mode can be enabled by issuing a two-bus cycle Hardlock software command to the selected sector. The state of the Write Protect pin affects whether the Hardlock protection mode can be overridden.

- When the WP pin is low and the Hardlock protection mode is enabled, the sector cannot be unlocked and the contents of the sector is read-only.
- When the WP pin is high, the Hardlock protection mode is overridden and the sector can be unlocked via the Unlock command.






To disable the Hardlock sector protection mode, the chip must be either reset or power cycled.

**Table 1.** Hardlock and Softlock Protection Configurations in Conjunction with  $\overline{\text{WP}}$ 

| V <sub>PP</sub> | WP | Hard-<br>lock | Soft-<br>lock | Erase/<br>Prog<br>Allowed? | Comments  |  |
|-----------------|----|---------------|---------------|----------------------------|---|--|
| V <sub>CC</sub> | 0  | 0             | 0             | Yes                        | No sector is locked   |  |
| V <sub>CC</sub> | 0  | 0             | 1             | No                         | Sector is Softlocked. The Unlock command can unlock the sector.                               |  |
| V <sub>CC</sub> | 0  | 1             | 1             | No                         | Hardlock protection mode is enabled. The sector cannot be unlocked.                           |  |
| V <sub>CC</sub> | 1  | 0             | 0             | Yes                        | No sector is locked.  |  |
| V <sub>cc</sub> | 1  | 0             | 1             | No                         | Sector is Softlocked. The Unlock command can unlock the sector.                               |  |
| V <sub>cc</sub> | 1  | 1             | 0             | Yes                        | Hardlock protection mode is overridden and the sector is not locked.                          |  |
| V <sub>CC</sub> | 1  | 1             | 1             | No                         | Hardlock protection mode is overridden and the sector can be unlocked via the Unlock command. |  |
| V <sub>IL</sub> | х  | х             | х             | No                         | Erase and Program Operations cannot be performed.   |  |

Figure 2. Sector Locking State Diagram



Note: 1. The notation [X, Y, Z] denotes the locking state of a sector. The current locking state of a sector is defined by the state of  $\overline{\text{WP}}$  and the two bits of the sector-lock status D[1:0].

### AT52SQ1283J [Preliminary]

**SECTOR PROTECTION DETECTION:** A software method is available to determine if the sector protection Softlock or Hardlock features are enabled. When the device is in the software product identification mode a read from the I/O0 and I/O1 at address location 00002H within a sector will show if the sector is unlocked, softlocked, or hardlocked.

Table 2. Sector Protection Status

| I/O1 | I/O0 | Sector Protection Status           |
|------|------|------------------------------------|
| 0    | 0    | Sector Not Locked                  |
| 0    | 1    | Softlock Enabled                   |
| 1    | 0    | Hardlock Enabled                   |
| 1    | 1    | Both Hardlock and Softlock Enabled |

**READ STATUS REGISTER**: The status register indicates the status of device operations and the success/failure of that operation. The Read Status Register command causes subsequent reads to output data from the status register until another command is issued. To return to reading from the memory, issue a Read command.

The status register bits are output on I/O7 - I/O0. The upper byte, I/O15 - I/O8, outputs 00H when a Read Status Register command is issued.

The contents of the status register [SR7:SR0] are latched on the falling edge of  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  (whichever occurs last), which prevents possible bus errors that might occur if status register contents change while being read.  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  must be toggled with each subsequent status read, or the status register will not indicate completion of a Program or Erase operation.


When the Write State Machine (WSM) is active, SR7 will indicate the status of the WSM; the remaining bits in the status register indicate whether the WSM was successful in performing the preferred operation (see Table 3).





**READ STATUS REGISTER IN THE BURST MODE:** The waveform below shows a status register read during a program operation. The two-bus cycle command for a program operation is given followed by a read status register command. Following the read status register command, the  $\overline{\text{AVD}}$  signal is pulsed low to latch the valid address at point A. With the  $\overline{\text{OE}}$  signal pulsed low and for the specified clock latency of three, the status register output is valid within 13 ns from clock edge B. The same status register data is output on successive clock edges. To update the status register output, the  $\overline{\text{AVD}}$  signal needs to be pulsed low and the next data is available after a clock latency of three. The status register output is also available after the chosen clock latency during an erase operation.

Figure 3. Read Status Register in the Burst Mode



Note: 1. The WAIT signal is for a burst configuration setting of B10 and B8 = 0.

Table 3. Status Register Bit Definition

| WSMS   | ESS   | ES            | PRS              | VPPS   | PSS   | SLS  | PLS                              |
|--|---|---------------|------------------|--|---|--|----------------------------------|
| 7  | 6   | 5             | 4                | 3  | 2   | 1  | 0                                |
|  |   |               |                  |  | No  | tes  |                                  |
| SR7 WRITE ST<br>1 = Ready<br>0 = Busy  | TATE MACHINE S  | STATUS (WSMS) |                  | Check Write State Machine bit first to determine Word Program or Sector Erase completion, before checking program or erase status bits.                          |   |  |                                  |
| 1 = Erase Susp   | SUSPEND STAT<br>pended<br>ogress/Complete             |               |                  | When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1" – ESS bit remains set to "1" until an Erase Resume command is issued.   |   |  |                                  |
| SR5 = ERASE STATUS (ES) 1 = Error in Sector Erase 0 = Successful Sector Erase              |   |               |                  | When this bit is set to "1", WSM has applied the max number of erase pulses to the sector and is still unable to verify successful sector erasure.               |   |  |                                  |
| SR4 = PROGRAM STATUS (PRS)  1 = Error in Programming  0 = Successful Programming           |   |               |                  | When this bit is set to "1", WSM has attempted but failed to program a word  |   |  |                                  |
| SR3 = VPP STATUS (VPPS)  1 = VPP Low Detect, Operation Abort  0 = VPP OK                   |   |               |                  | level. The WSM<br>Erase comman<br>system if V <sub>PP</sub> ha   | bit does not provi<br>I interrogates V <sub>PF</sub><br>d sequences hav<br>as not been switc<br>ation is verified b | level only after to<br>been entered a<br>hed on. The V <sub>PP</sub> | he Program or<br>and informs the |
| SR2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed |   |               |                  | When Program Suspend is issued, WSM halts execution and sets both WSMS and PSS bits to "1". PSS bit remains set to "1" until a Program Resume command is issued. |   |  |                                  |
| 1 = Prog/Erase   | R LOCK STATUS<br>attempted on a long to locked sector |               | eration aborted. | sectors, this bit  | Erase operation is set by the WS device is returned   | M. The operation   | specified is                     |
| SR0 = Plane S  | , ,   |               |                  | Indicates progra   | am or erase statu   | s of the addresse  | ed plane.                        |

Note: 1. A Command Sequence Error is indicated when SR1, SR3, SR4 and SR5 are set.

Table 4. Status Register Device WSMS and Write Status Definition

| WSMS<br>(SR7) | PLS<br>(SR0) | Description  |  |  |  |
|---------------|--------------|--|--|--|--|
| 0             | 0            | The addressed plane is performing a program/erase operation.   |  |  |  |
| 0             | 1            | A plane other than the one currently addressed is performing a program/erase operation.  |  |  |  |
| 1             | х            | No program/erase operation is in progress in any plane. Erase and Program suspend bits (SR6, SR2) indicate whether other planes are suspended. |  |  |  |





**ERASE SUSPEND/ERASE RESUME:** The Erase Suspend command allows the system to interrupt a sector erase or plane erase operation. The erase suspend command does not work with the Chip Erase feature. Using the erase suspend command to suspend a sector erase operation, the system can program or read data from a different sector within the same plane. Since this device is organized into thirty-two planes, there is no need to use the erase suspend feature while erasing a sector when you want to read data from a sector in another plane. After the Erase Suspend command is given, the device requires a maximum time of 15 µs to suspend the erase operation. After the erase operation has been suspended, the plane that contains the suspended sector enters the erase-suspend-read mode. The system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command. The Erase Resume command is a one-bus cycle command, which does require the plane address. Read, Read Status Register, Product ID Entry, Clear Status Register, Program, Program Suspend, Erase Resume, Sector Softlock/Hardlock, Sector Unlock are valid commands during an erase suspend.

PROGRAM SUSPEND/PROGRAM RESUME: The Program Suspend command allows the system to interrupt a programming operation and then read data from a different word within the memory. After the Program Suspend command is given, the device requires a maximum of 10 µs to suspend the programming operation. After the programming operation has been suspended, the system can then read from any other word within the device. An address is not required during the program suspend operation. To resume the programming operation, the system must write the Program Resume command. The program suspend and resume are one-bus cycle commands. The command sequence for the erase suspend and program suspend are the same, and the command sequence for the erase resume and program resume are the same. Read, Read Status Register, Product ID Entry, Program Resume are valid commands during a Program Suspend.

PROTECTION REGISTERS: The AT52SQ1283J contains two (PR0 - PR1) registers that can be used for security purposes in system design. Please see the Protection Register Addressing Table on page 20 for the address locations within each protection register. The first protection register (PR0) is divided into two 64-bit blocks. The two blocks are designated as block A and block B. The data in block A is non-changeable and is programmed at the factory with a unique number. The data in block B is programmed by the user and can be locked out such that data in the block cannot be reprogrammed. The other register (PR1) has 2,048 bits (128 words) that are all user programmable. To program block B in PR0 or to program PR1 register, a two-bus cycle command must be used as shown in the Command Definition table on page 19. To lock out block B in PRO or to lock out PR1, a two-bus cycle command must also be used as shown in the Command Definition table. To lock out block B in PRO, the address used in the second bus cycle is 080h and data bit D1 must be zero during the second bus cycle. All other data bits during the second bus cycle are don't cares. To lock out PR1, the address used in the second bus cycle is 089h, and sixteen bits of data are programmed. If all of these bits are programmed to a zero, the register is locked. After being locked, the protection register cannot be unlocked. To determine whether block B in PRO or PR1 is locked out, the Status of Protection PR0 (block B) or PR1 command is given. For block B in PRO, if data bit D1 is zero, block B is locked. If data bit D1 is one, block B can be reprogrammed. For PR1, sixteen bits of data are read out. If all sixteen bits are 0s, the register is locked. To read a protection register, the Product ID Entry command is given followed by a normal read operation from an address within the protection register. After determining whether a register is protected or not or reading the protection register, the Read command must be given to return to the read mode.

### AT52SQ1283J [Preliminary]

**CFI:** Common Flash Interface (CFI) is a published, standardized data structure that may be read from a flash device. CFI allows system software to query the installed device to determine the configurations, various electrical and timing parameters, and functions supported by the device. CFI is used to allow the system to learn how to interface to the flash device most optimally. The two primary benefits of using CFI are ease of upgrading and second source availability. The command to enter the CFI Query mode is a one-bus cycle command which requires writing data 98h to any address. The CFI Query command can be written when the device is ready to read data or can also be written when the part is in the product ID mode. Once in the CFI Query mode, the system can read CFI data at the addresses given in Table on page 32. To return to the read mode, the read command should be issued.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT52SQ1283J in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 1.2V (typical), the device is reset and the program and erase functions are inhibited. (b)  $V_{CC}$  power-on delay: once  $V_{CC}$  has reached the  $V_{CC}$  sense level, the device will automatically time-out 10 ms (typical) before programming. (c) Program inhibit: holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle. (e)  $V_{PP}$  is less than  $V_{ILPP}$ .


**INPUT LEVELS:** While operating with a 1.65V to 1.95V power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 2.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to  $V_{CCQ} + 0.3V$ .

**OUTPUT LEVELS:** For the AT52SQ1283J, output high levels are equal to  $V_{CCQ}$  - 0.1V (not  $V_{CCQ}$ ).  $V_{CCQ}$  must be regulated between 2.7V - 3.1V.





### **Word Program Flowchart**



#### **Word Program Procedure**


| Bus<br>Operation | Command          | Comments  |
|------------------|------------------|---|
| Write            | Program<br>Setup | Data = 40<br>Addr = Location to program                         |
| Write            | Data             | Data = Data to program Addr = Location to program               |
| Read             | None             | Status register data: Toggle CE or OE to update status register |
| Idle             | None             | Check SR7 1 = WSM Ready 0 = WSM Busy                            |

Repeat for subsequent Word Program operations.

Full status register check can be done after each program, or after a sequence of program operations.

Write FF after the last operation to set to the Read state.

#### **Full Status Check Flowchart**




#### **Full Status Check Procedure**

| Bus<br>Operation | Command | Comments   |
|------------------|---------|--|
| Idle             | None    | Check SR3:<br>1 = V <sub>PP</sub> Error            |
| Idle             | None    | Check SR4:<br>1 = Data Program Error               |
| Idle             | None    | Check SR1:<br>1 = Sector locked; operation aborted |

SR3 MUST be cleared before the Write State Machine allows further program attempts.

If an error is detected, clear the status register before continuing operations – only the Clear Status Register command clears the status register error bits.

### **Program Suspend/Resume Flowchart**



### **Program Suspend/Resume Procedure**

| Frogram Suspend/Nesume Frocedure |                    |  |  |  |  |  |
|----------------------------------|--------------------|--|--|--|--|--|
| Bus<br>Operation                 | Command            | Comments   |  |  |  |  |
| Write                            | Program<br>Suspend | Data = B0<br>Addr = Sector address to Suspend (SA)   |  |  |  |  |
| Write                            | Read<br>Status     | Data = 70 Addr = Any address within the Same Plane   |  |  |  |  |
| Read                             | None               | Status register data: Toggle $\overline{CE}$ or $\overline{OE}$ to update status register Addr = Any address |  |  |  |  |
| Idle                             | None               | Check SR7 1 = WSM Ready 0 = WSM Busy   |  |  |  |  |
| Idle                             | None               | Check SR2 1 = Program suspended 0 = Program completed  |  |  |  |  |
| Write                            | Read Array         | Data = FF Addr = Any address within the Suspended Plane  |  |  |  |  |
| Read                             | None               | Read data from any sector in the memory other than the one being programmed                                  |  |  |  |  |
| Write                            | Program<br>Resume  | Data = D0<br>Addr = Any address  |  |  |  |  |


#### If the Suspend Plane was placed in Read mode:

| Write | Read   | Return Plane to Status mode:             |
|-------|--------|--|
|       | Status | Data = 70                                |
|       |        | Addr = Any address within the Same Plane |





### **Erase Suspend/Resume Flowchart**




#### **Erase Suspend/Resume Procedure**

|                  | •                  |   |
|------------------|--------------------|---|
| Bus<br>Operation | Command            | Comments  |
| Write            | Erase<br>Suspend   | Data = B0<br>Addr = Any address within the Same Plane   |
| Write            | Read<br>Status     | Data = 70<br>Addr = Any address   |
| Read             | None               | Status register data: Toggle $\overline{CE}$ or $\overline{OE}$ to update status register  Addr = Any address within the Same Plane |
| Idle             | None               | Check SR7 1 = WSM Ready 0 = WSM Busy  |
| Idle             | None               | Check SR6  1 = Erase suspended  0 = Erase completed   |
| Write            | Read or<br>Program | Data = FF or 40<br>Addr = Any address   |
| Read or<br>Write | None               | Read or program data from/to sector other than the one being erased   |
| Write            | Program<br>Resume  | Data = D0<br>Addr = Any address   |

#### If the Suspended Plane was placed in Read mode or a Program loop:

| Write | Read   | Return Plane to Status mode:             |
|-------|--------|--|
|       | Status | Data = 70                                |
|       |        | Addr = Any address within the Same Plane |

#### **Sector Erase Flowchart**



#### **Sector Erase Procedure**


| Bus<br>Operation | Command                  | Comments   |
|------------------|--------------------------|--|
| Write            | Sector<br>Erase<br>Setup | Data = 20<br>Addr = Sector to be erased (SA)                         |
| Write            | Erase<br>Confirm         | Data = D0<br>Addr = Sector to be erased (SA)                         |
| Read             | None                     | Status register data: Toggle CE or OE to update status register data |
| Idle             | None                     | Check SR7 1 = WSMS Ready 0 = WSMS Busy                               |

Repeat for subsequent sector erasures.

Full status register check can be done after each sector erase, or after a sequence of sector erasures.

Write FF after the last operation to enter read mode.

#### **Full Erase Status Check Flowchart**



#### **Full Erase Status Check Procedure**


| Bus<br>Operation | Command | Comments  |
|------------------|---------|---|
| Idle             | None    | Check SR3:<br>1 = V <sub>PP</sub> Range Error                   |
| Idle             | None    | Check SR4, SR5:<br>Both 1 = Command Sequence Error              |
| Idle             | None    | Check SR5:<br>1 = Sector Erase Error                            |
| Idle             | None    | Check SR1: 1 = Attempted erase of locked sector; erase aborted. |

 $\ensuremath{\mathsf{SR1}},\ensuremath{\mathsf{SR3}}$  must be cleared before the Write State Machine allows further erase attempts.

Only the Clear Status Register command clears SR1, SR3, SR4, SR5. If an error is detected, clear the status register before attempting an erase retry or other error recovery.



## Protection Register Programming Flowchart



### **Protection Register Programming Procedure**

|                  |                       | <u> </u>   |
|------------------|-----------------------|--|
| Bus<br>Operation | Command               | Comments   |
| Write            | Program<br>PR Setup   | Data = C0<br>Addr = First Location to Program                        |
| Write            | Protection<br>Program | Data = Data to Program  Addr = Location to Program                   |
| Read             | None                  | Status register data: Toggle CE or OE to update status register data |
| Idle             | None                  | Check SR7 1 = WSMS Ready 0 = WSMS Busy                               |


Program Protection Register operation addresses must be within the protection register address space. Addresses outside this space will return an error.

Repeat for subsequent programming operations.

Full status register check can be done after each program, or after a sequence of program operations.

Write FF after the last operation to return to the Read mode.

#### **Full Status Check Flowchart**



#### **Full Status Check Procedure**

| Bus<br>Operation | Command | Comments   |
|------------------|---------|--|
| Idle             | None    | Check SR1, SR3, SR4:<br>0,1,1 = V <sub>PP</sub> Range Error    |
| Idle             | None    | Check SR1, SR3, SR4:<br>0,0,1 = Programming Error              |
| Idle             | None    | Check SR1, SR3, SR4: 1, 0,1 = Sector locked; operation aborted |

SR3 must be cleared before the Write State Machine allows further program attempts.

Only the Clear Status Register command clears SR1, SR3, SR4. If an error is detected, clear the status register before attempting a program retry or other error recovery.

### **Command Definition in Hex**<sup>(1)</sup>

| Command                              | Bus    | 1st Bus<br>Cycle                        |       | 2nd Bu<br>Cycle                         | -                                | 3rd Bus<br>Cycle |                  |
|--------------------------------------|--------|---|-------|---|----------------------------------|------------------|------------------|
| Sequence                             | Cycles | Addr                                    | Data  | Addr                                    | Data                             | Addr             | Data             |
| Read                                 | 1      | PA <sup>(2)</sup>                       | FF    |   |                                  |                  |                  |
| Chip Erase                           | 2      | XX                                      | 21    | Addr                                    | D0                               |                  |                  |
| Plane Erase                          | 2      | XX                                      | 22    | Addr                                    | D0                               |                  |                  |
| Sector Erase                         | 2      | SA <sup>(3)</sup>                       | 20    | SA <sup>(3)</sup>                       | D0                               |                  |                  |
| Word Program                         | 2      | Addr <sup>(4)</sup>                     | 40/10 | Addr <sup>(4)</sup>                     | D <sub>IN</sub>                  |                  |                  |
| Dual Word Program <sup>(5)</sup>     | 3      | Addr0                                   | E0    | Addr0                                   | D <sub>IN0</sub>                 | Addr1            | D <sub>IN1</sub> |
| Erase/Program Suspend                | 1      | XX                                      | В0    |   |                                  |                  |                  |
| Erase/Program Resume                 | 1      | PA <sup>(2)</sup>                       | D0    |   |                                  |                  |                  |
| Product ID Entry <sup>(6)(7)</sup>   | 1      | PA <sup>(2)</sup>                       | 90    |   |                                  |                  |                  |
| Sector Softlock                      | 2      | SA <sup>(3)</sup>                       | 60    | SA <sup>(3)</sup>                       | 01                               |                  |                  |
| Sector Hardlock                      | 2      | SA <sup>(3)</sup>                       | 60    | SA <sup>(3)</sup>                       | 2F                               |                  |                  |
| Sector Unlock                        | 2      | SA <sup>(3)</sup>                       | 60    | SA <sup>(3)</sup>                       | D0                               |                  |                  |
| Read Status Register                 | 2      | PA <sup>(2)</sup>                       | 70    | PA <sup>(7)</sup>                       | D <sub>OUT</sub> <sup>(8)</sup>  |                  |                  |
| Clear Status Register                | 1      | XX                                      | 50    |   |                                  |                  |                  |
| Program PR0 (Block B) or PR1         | 2      | Addr <sup>(9)</sup>                     | C0    | Addr <sup>(9)</sup>                     | D <sub>IN</sub>                  |                  |                  |
| Lock Protection PR0 – Block B        | 2      | 80                                      | C0    | 80                                      | FFFD                             |                  |                  |
| Lock Protection PR1                  | 2      | XX                                      | C0    | 89                                      | 0000                             |                  |                  |
| Status of Protection PR0 (Block B)   | 2      | 080000                                  | 90    | 000080                                  | D <sub>OUT</sub> <sup>(10)</sup> |                  |                  |
| Status of Protection PR1             | 2      | 000089                                  | 90    | 000089                                  | D <sub>OUT</sub> <sup>(11)</sup> |                  |                  |
| Program Burst Configuration Register | 2      | PA <sup>(7)</sup> +Addr <sup>(12)</sup> | 60    | PA <sup>(7)</sup> +Addr <sup>(12)</sup> | 03                               |                  |                  |
| Read Burst Configuration Register    | 2      | PA <sup>(7)</sup>                       | 90    | PAX005 <sup>(7)</sup>                   | D <sub>OUT</sub>                 |                  |                  |
| CFI Query                            | 1      | XX                                      | 98    |   |                                  |                  |                  |

Notes:

- 1. The DATA FORMAT shown for each bus cycle is as follows; I/O7 I/O0 (Hex). I/O15 I/O8 are don't care. The ADDRESS FORMAT shown for each bus cycle is as follows: A7 A0 (Hex). Address A22 through A8 are don't care.
- 2. PA is the plane address (A22 A18). Any address within a plane can be used.
- 3. SA = sector address. Any word address within a sector can be used to designate the sector address (see pages 23 19 for details).
- 4. The first bus cycle address should be the same as the word address to be programmed.
- 5. This fast programming option enables the user to program two words in parallel only when V<sub>PP</sub> = 12V. The addresses, Addr0 and Addr1, of the two words, D<sub>IN0</sub> and D<sub>IN1</sub>, must only differ in address A0. This command should be used during manufacturing purposes only.
- 6. During the second bus cycle, the manufacturer code is read from address PA+00000H, the device code is read from address PA+00001H, and the data in the protection register is read from addresses 000081H 000088H and 00008AH 000109H.
- 7. The plane address should be the same during the first and second bus cycle.
- 8. The status register bits are output on I/O7 I/O0.
- 9. Any address within the user programmable protection register region. Please see "Protection Register Addressing Table" on page 20.
- 10. If data bit D1 is "0", block B is locked. If data bit D1 is "1", block B can be reprogrammed.
- 11. D<sub>OUT</sub> represents 16 bits of data. If all data bits are "0s", the register is locked.
- 12. See "Burst Configuration Register" on page 21. Bits B15 B0 of the burst configuration register determine A15 A0. Addresses A16 A22 can select any plane.





### **Protection Register Addressing Table**

|     |         | 9       |       |    |            |            |            |            |    |    |            |    |
|-----|---------|---------|-------|----|------------|------------|------------|------------|----|----|------------|----|
|     | Address | Use     | Block | A8 | <b>A</b> 7 | <b>A</b> 6 | <b>A</b> 5 | <b>A</b> 4 | А3 | A2 | <b>A</b> 1 | Α0 |
|     | 81      | Factory | Α     | 0  | 1          | 0          | 0          | 0          | 0  | 0  | 0          | 1  |
|     | 82      | Factory | Α     | 0  | 1          | 0          | 0          | 0          | 0  | 0  | 1          | 0  |
|     | 83      | Factory | Α     | 0  | 1          | 0          | 0          | 0          | 0  | 0  | 1          | 1  |
| PRO | 84      | Factory | Α     | 0  | 1          | 0          | 0          | 0          | 0  | 1  | 0          | 0  |
|     | 85      | User    | В     | 0  | 1          | 0          | 0          | 0          | 0  | 1  | 0          | 1  |
|     | 86      | User    | В     | 0  | 1          | 0          | 0          | 0          | 0  | 1  | 1          | 0  |
|     | 87      | User    | В     | 0  | 1          | 0          | 0          | 0          | 0  | 1  | 1          | 1  |
|     | 88      | User    | В     | 0  | 1          | 0          | 0          | 0          | 1  | 0  | 0          | 0  |
|     |         |         |       |    |            | •          |            |            |    |    |            |    |
|     | 8A      | User    |       | 0  | 1          | 0          | 0          | 0          | 1  | 0  | 1          | 0  |
|     | •       |         |       | •  |            |            |            |            |    |    |            |    |
|     | :       |         |       | •  |            |            |            |            |    |    |            |    |
|     | 91      | User    |       | 0  | 1          | 0          | 0          | 1          | 0  | 0  | 0          | 1  |
|     | 92      | User    |       | 0  | 1          | 0          | 0          | 1          | 0  | 0  | 1          | 0  |
|     | •       |         |       | •  |            |            |            |            |    |    |            |    |
|     | :       |         |       | •  |            |            |            |            |    |    |            |    |
| PR1 | A1      | User    |       | 0  | 1          | 0          | 1          | 0          | 0  | 0  | 0          | 1  |
|     |         |         | •     |    |            |            | •          |            |    | •  |            |    |
|     |         |         | •     |    |            |            | •          |            |    | •  |            |    |
|     | 102     | User    |       | 1  | 0          | 0          | 0          | 0          | 0  | 0  | 1          | 0  |
|     | •       |         |       | •  |            |            |            |            |    |    |            |    |
|     | •       |         |       | •  |            |            |            |            |    |    |            |    |
|     | 109     | User    |       | 1  | 0          | 0          | 0          | 0          | 1  | 0  | 0          | 1  |

Note: 1. All address lines not specified in the above table must be 0 when accessing the Protection Register, i.e., A22 - A9 = 0.

### **Burst Configuration Register**


| B15                    | 0                   | Synchronous Burst Reads Enabled                         |  |  |
|------------------------|---------------------|---|--|--|
|                        | 1 <sup>(1)</sup>    | Asynchronous Reads Enabled                              |  |  |
| B14                    | 0 <sup>(1)</sup>    | Four-word Page  |  |  |
| B13 - B11:             | 010 <sup>(2)</sup>  | Clock Latency of Two                                    |  |  |
|                        | 011                 | Clock Latency of Three                                  |  |  |
|                        | 100                 | Clock Latency of Four                                   |  |  |
|                        | 101                 | Clock Latency of Five                                   |  |  |
|                        | 110 <sup>(1)</sup>  | Clock Latency of Six                                    |  |  |
| B10                    | 0                   | WAIT Signal is Asserted Low                             |  |  |
|                        | 1 <sup>(1)(3)</sup> | WAIT Signal is Asserted High                            |  |  |
| B9                     | 0                   | Hold Data for One Clock                                 |  |  |
|                        | 1 <sup>(1)</sup>    | Hold Data for Two Clocks                                |  |  |
| B8                     | 0                   | WAIT Asserted during Clock Cycle in which Data is Valid |  |  |
|                        | 1 <sup>(1)</sup>    | WAIT Asserted One Clock Cycle before Data is Valid      |  |  |
| B7                     | 1 <sup>(1)</sup>    | Linear Burst Sequence                                   |  |  |
| B6                     | 0                   | Burst Starts and Data Output on Falling Clock Edge      |  |  |
|                        | 1 <sup>(1)</sup>    | Burst Starts and Data Output on Rising Clock Edge       |  |  |
| B5 - B4                | 00 <sup>(1)</sup>   | Reserved for Future Use                                 |  |  |
| B3                     | 0                   | Wrap Burst Within Burst length set by B2 - B0           |  |  |
|                        | 1 <sup>(1)</sup>    | Don't Wrap Accesses Within Burst Length set by B2 - B0  |  |  |
| B2 - B0                | 001                 | Four-word Burst   |  |  |
|                        | 010                 | Eight-word Burst  |  |  |
|                        | 011                 | Sixteen-word Burst                                      |  |  |
|                        | 111 <sup>(1)</sup>  | Continuous Burst  |  |  |
| Noton: 1 Default State |                     |   |  |  |

Notes: 1. Default State

### **Clock Latency versus Input Clock Frequency**

| Minimum Clock Latency<br>(Minimum Number of Clocks Following Address Latch) | Input Clock Frequency |
|---|-----------------------|
| 5, 6  | ≤ 66 MHz              |
| 4   | ≤ 61 MHz              |
| 2, 3  | ≤ 40 MHz              |

Figure 4. Output Configuration





<sup>2.</sup> Burst configuration setting of B13 - B11 = 010 (clock latency of two), B9 = 1 (hold data for two clock cycles) and B8 = 1 (WAIT asserted one clock cycle before data is valid) is not supported.

<sup>3.</sup> Data is not ready when WAIT is asserted.



Table 5. Sequence and Burst Length

|                |        |        | Burst Addressing Sequence (Decimal)     |                                      |  |                                   |  |
|----------------|--------|--------|---|--------------------------------------|--|-----------------------------------|--|
| Start<br>Addr. | Wrap   | Wrap   | 4-word Burst<br>Length<br>B2 – B0 = 001 | 8-word Burst Length<br>B2 - B0 = 010 | 16-word Burst<br>Length<br>B2 – B0 = 011 | Continuous Burst<br>B2 – B0 = 111 |  |
| (Decimal)      | B3 = 0 | B3 = 1 | Linear                                  | Linear                               | Linear                                   | Linear                            |  |
| 0              | 0      |        | 0-1-2-3                                 | 0-1-2-3-4-5-6-7                      | 0-1-2•••14-15                            | 0-1-2-3-4-5-6•••                  |  |
| 1              | 0      |        | 1-2-3-0                                 | 1-2-3-4-5-6-7-0                      | 1-2-3•••14-15-0                          | 1-2-3-4-5-6-7•••                  |  |
| 2              | 0      |        | 2-3-0-1                                 | 2-3-4-5-6-7-0-1                      | 2-3-4•••15-0-1                           | 2-3-4-5-6-7-8•••                  |  |
| 3              | 0      |        | 3-0-1-2                                 | 3-4-5-6-7-0-1-2                      | 3-4-5•••15-0-1-2                         | 3-4-5-6-7-8-9•••                  |  |
| 4              | 0      |        |   | 4-5-6-7-0-1-2-3                      | 4-5-6•••15-0-1-2-3                       | 4-5-6-7-8-9-10•••                 |  |
| 5              | 0      |        |   | 5-6-7-0-1-2-3-4                      | 5-6-7•••15-0-1•••4                       | 5-6-7-8-9-10-11•••                |  |
| 6              | 0      |        |   | 6-7-0-1-2-3-4-5                      | 6-7-8•••15-0-1•••5                       | 6-7-8-9-10-11-12•••               |  |
| 7              | 0      |        |   | 7-0-1-2-3-4-5-6                      | 7-8-9•••15-0-1•••6                       | 7-8-9-10-11-12-13•••              |  |
| •••            | •••    | •••    | •••                                     | •••                                  | •••                                      | •••                               |  |
| 14             | 0      |        |   |                                      | 14-15-0-1•••13                           | 14-15-16-17-18-19-20              |  |
| 15             | 0      |        |   |                                      | 15-0-1-2-3•••14                          | 15-16-17-18-19-20-21              |  |
| •••            | •••    | •••    | •••                                     | •••                                  | •••                                      | •••                               |  |
| 0              |        | 1      | 0-1-2-3                                 | 0-1-2-3-4-5-6-7                      | 0-1-2•••14-15                            | 0-1-2-3-4-5-6•••                  |  |
| 1              |        | 1      | 1-2-3-4                                 | 1-2-3-4-5-6-7-8                      | 1-2-3•••15-16                            | 1-2-3-4-5-6-7•••                  |  |
| 2              |        | 1      | 2-3-4-5                                 | 2-3-4-5-6-7-8-9                      | 2-3-4•••16-17                            | 2-3-4-5-6-7-8•••                  |  |
| 3              |        | 1      | 3-4-5-6                                 | 3-4-5-6-7-8-9-10                     | 3-4-5•••17-18                            | 3-4-5-6-7-8-9•••                  |  |
| 4              |        | 1      |   | 4-5-6-7-8-9-10-11                    | 4-5-6•••18-19                            | 4-5-6-7-8-9-10•••                 |  |
| 5              |        | 1      |   | 5-6-7-8-9-10-11-12                   | 5-6-7•••19-20                            | 5-6-7-8-9-10-11•••                |  |
| 6              |        | 1      |   | 6-7-8-9-10-11-12-13                  | 6-7-8•••20-21                            | 6-7-8-9-10-11-12•••               |  |
| 7              |        | 1      |   | 7-8-9-10-11-12-13-14                 | 7-8-9•••21-22                            | 7-8-9-10-11-12-13•••              |  |
| •••            | •••    | •••    | •••                                     | •••                                  | •••                                      | •••                               |  |
| 14             |        | 1      |   |                                      | 14-15•••28-29                            | 14-15-16-17-18-19-20              |  |
| 15             |        | 1      |   |                                      | 15-16•••29-30                            | 15-16-17-18-19-20-21              |  |

### **Memory Organization – AT52SQ1283J**

|       | Plane<br>Size |        |            |                              |
|-------|---------------|--------|------------|------------------------------|
| Plane | (Bits)        | Sector | Size Words | x16 Address Range (A22 - A0) |
|       |               | SA0    | 4K         | 00000 - 00FFF                |
|       |               | SA1    | 4K         | 01000 - 01FFF                |
|       |               | SA2    | 4K         | 02000 - 02FFF                |
|       |               | SA3    | 4K         | 03000 - 03FFF                |
|       |               | SA4    | 4K         | 04000 - 04FFF                |
|       |               | SA5    | 4K         | 05000 - 05FFF                |
|       |               | SA6    | 4K         | 06000 - 06FFF                |
| 0     | 4M            | SA7    | 4K         | 07000 - 07FFF                |
|       |               | SA8    | 32K        | 08000 - 0FFFF                |
|       |               | SA9    | 32K        | 10000 - 17FFF                |
|       |               | •      | •          | •                            |
|       |               | SA13   | 32K        | 30000 - 37FFF                |
|       |               | SA14   | 32K        | 38000 - 3FFFF                |
| 1     |               | SA15   | 32K        | 40000 - 47FFF                |
| · ·   |               | OA10   | 0211       | 4000 - 47111                 |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 1     |               | SA22   | 32K        | 78000 - 7FFFF                |
| 2     |               | SA23   | 32K        | 80000 - 87FFF                |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 2     |               | SA30   | 32K        | B8000 - BFFFF                |
| 3     |               | SA31   | 32K        | C0000 - C7FFF                |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| 3     |               | CA20   | 2014       | F8000 - FFFFF                |
|       |               | SA38   | 32K        |                              |
| 4     |               | SA39   | 32K        | 100000 - 107FFF              |
| •     | 4M            | •      | •          | •                            |
| •     | 7101          | •      | •          | •                            |
| 4     |               | SA46   | 32K        | 138000 - 13FFFF              |
| 5     |               | SA47   | 32K        | 140000 - 147FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 5     |               | SA54   | 32K        | 178000 - 17FFFF              |
| 6     |               | SA55   | 32K        | 180000 - 187FFF              |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 6     |               | SA62   | 32K        | 1B8000 - 1BFFFF              |





### **Memory Organization – AT52SQ1283J (Continued)**

|       | Plane<br>Size |        |            |                              |
|-------|---------------|--------|------------|------------------------------|
| Plane | (Bits)        | Sector | Size Words | x16 Address Range (A22 - A0) |
| 7     |               | SA63   | 32K        | 1C0000 - 1C7FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
|       |               | 0.470  | 001/       | 150000 15555                 |
| 7     |               | SA70   | 32K        | 1F8000 - 1FFFFF              |
| 8     |               | SA71   | 32K        | 200000-207FFF                |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 8     |               | SA78   | 32K        | 238000 - 23FFFF              |
| 9     |               | SA79   | 32K        | 240000 - 247FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 9     |               | SA86   | 32K        | 278000 - 27FFFF              |
| 10    |               | SA87   | 32K        | 280000 - 287FFF              |
| •     | 4M            | •      | •          | •                            |
| •     | 4101          | •      | •          | •                            |
| 10    |               | SA94   | 32K        | 2B8000 - 2BFFFF              |
| 11    |               | SA95   | 32K        | 2C0000 - 2C7FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 11    |               | SA102  | 32K        | 2F8000 - 2FFFFF              |
| 12    |               | SA103  | 32K        | 300000 - 307FFF              |
| •     | 484           | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| 12    |               | SA110  | 32K        | 338000 - 33FFFF              |
| 13    |               | SA111  | 32K        | 340000 - 347FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 13    |               | SA118  | 32K        | 378000 - 37FFFF              |
| 14    |               | SA119  | 32K        | 380000 - 387FFF              |
| •     | 454           | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| 14    |               | SA126  | 32K        | 3B8000 - 3BFFFF              |
| 15    |               | SA127  | 32K        | 3C0000 - 3C7FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| •     |               | •      | •          | •                            |
| 15    |               | SA134  | 32K        | 3F8000 - 3FFFFF              |
| 16    |               | SA135  | 32K        | 400000 - 407FFF              |
| •     |               | •      | •          | •                            |
| •     | 4M            | •      | •          | •                            |
| 40    |               | 0.4.40 | 001/       | 400000 405555                |
| 16    |               | SA142  | 32K        | 438000 - 43FFFF              |

### **Memory Organization – AT52SQ1283J (Continued)**

|       | Plane<br>Size |                |            |                                    |
|-------|---------------|----------------|------------|------------------------------------|
| Plane | (Bits)        | Sector         | Size Words | x16 Address Range (A22 - A0)       |
| 17    |               | SA143          | 32K        | 440000 - 447FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| 17    |               | 04450          | 32K        | 470000 475555                      |
|       |               | SA150<br>SA151 |            | 478000 - 47FFFF<br>480000 - 487FFF |
| 18    |               | 5A151          | 32K        | 480000 - 487FFF                    |
| •     | 4M            | •              |            |                                    |
| •     |               | •              | •          | •                                  |
| 18    |               | SA158          | 32K        | 4B8000 - 4BFFFF                    |
| 19    |               | SA159          | 32K        | 4C0000 - 4C7FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| •     |               | •              | •          | •                                  |
| 19    |               | SA166          | 32K        | 4F8000 - 4FFFFF                    |
| 20    |               | SA167          | 32K        | 500000 - 507FFF                    |
| •     | 4M            | •              | •          | •                                  |
| •     | 4101          | •              | •          | •                                  |
| 20    |               | SA174          | 32K        | 538000 - 53FFFF                    |
| 21    |               | SA175          | 32K        | 540000 - 547FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| •     |               | •              | •          | •                                  |
| 21    |               | SA182          | 32K        | 578000 - 57FFFF                    |
| 22    |               | SA183          | 32K        | 580000 - 587FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| 22    |               | SA190          | 32K        | 5B8000 - 5BFFFF                    |
| 23    |               | SA191          | 32K        | 5C0000 - 5C7FFF                    |
|       |               | SATET          | 32K        | 300000 - 307111                    |
| •     | 4M            | •              | •          | •                                  |
| •     |               | •              | •          | •                                  |
| 23    |               | SA198          | 32K        | 5F8000 - 5FFFFF                    |
| 24    |               | SA199          | 32K        | 600000 - 607FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| •     |               | 0.4.005        |            | •                                  |
| 24    |               | SA206          | 32K        | 638000 - 63FFF                     |
| 25    |               | SA207          | 32K        | 640000 - 647FFF                    |
| •     | 484           | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| 25    |               | SA214          | 32K        | 678000 - 67FFFF                    |
|       |               | J. 12.1.1      | OLI.       | 0.0000 0/1111                      |





### **Memory Organization – AT52SQ1283J (Continued)**

|       | Plane<br>Size |                |            |                                    |
|-------|---------------|----------------|------------|------------------------------------|
| Plane | (Bits)        | Sector         | Size Words | x16 Address Range (A22 - A0)       |
| 26    |               | SA215          | 32K        | 680000 - 687FFF                    |
| •     | 454           | •              | •          | •                                  |
| •     | 4M            | •              |            |                                    |
| 26    |               | SA222          | 32K        | 6B8000 - 6BFFFF                    |
| 27    |               | SA223          | 32K        | 6C0000 - 6C7FFF                    |
|       |               | Ø/\220         | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| •     |               | •              | •          | •                                  |
| 27    |               | SA230          | 32K        | 6F8000 - 6FFFFF                    |
| 28    |               | SA231          | 32K        | 700000 - 707FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| •     |               | 04000          | •          | 700000 70555                       |
| 28    |               | SA238          | 32K        | 738000 - 73FFFF                    |
| 29    |               | SA239          | 32K        | 740000 - 747FFF                    |
| •     | 4M            | •              | •          | •                                  |
| •     | 4101          | •              | •          | •                                  |
| 29    |               | SA246          | 32K        | 778000 - 77FFFF                    |
| 30    |               | SA247          | 32K        | 780000 - 787FFF                    |
| •     |               | •              | •          | •                                  |
| •     | 4M            | •              | •          | •                                  |
| •     |               | •              | •          | •                                  |
| 30    |               | SA254          | 32K        | 7B8000 - 7BFFFF                    |
| 31    |               | SA255          | 32K        | 7C0000 - 7C7FFF                    |
|       |               | SA256          | 32K        | 7C8000 - 7CFFFF                    |
| •     |               | •              | •          | •                                  |
|       | _             | SA261          | 32K        | 7F0000 - 7F7FFF                    |
|       |               | SA262          | 4K         | 7F8000 - 7F8FFF                    |
|       | 4M            | SA263          | 4K<br>4K   | 7F9000 - 7F9FFF                    |
|       |               | SA264          | 4K<br>4K   | 7FA000 - 7FAFFF                    |
| 31    |               | SA265          | 4K         | 7FB000 - 7FBFFF                    |
| 31    | <u> </u>      | SA265<br>SA266 | 4K<br>4K   | 7F0000 - 7F0FFF<br>7FC000 - 7FCFFF |
|       |               | SA266<br>SA267 | 4K<br>4K   | 7FD000 - 7FDFFF                    |
|       |               | SA267<br>SA268 |            | 7FE000 - 7FEFFF                    |
|       |               | SA268<br>SA269 | 4K<br>4K   | 7FE000 - 7FEFFF<br>7FF000 - 7FFFFF |

### **Operating Modes**

| Mode                         | CE              | ŌĒ               | WE       | RESET           | $V_{PP}^{(4)}$                   | Ai  | I/O                              |
|------------------------------|-----------------|------------------|----------|-----------------|----------------------------------|---|----------------------------------|
| Read                         | $V_{IL}$        | $V_{IL}$         | $V_{IH}$ | V <sub>IH</sub> | Х                                | Ai  | D <sub>OUT</sub>                 |
| Burst Read                   | V <sub>IL</sub> | V <sub>IL</sub>  | $V_{IH}$ | V <sub>IH</sub> | Х                                | Ai  | D <sub>OUT</sub>                 |
| Program/Erase <sup>(3)</sup> | $V_{IL}$        | V <sub>IH</sub>  | $V_{IL}$ | V <sub>IH</sub> | V <sub>IHPP</sub> <sup>(5)</sup> | Ai  | D <sub>IN</sub>                  |
| Standby/Program<br>Inhibit   | V <sub>IH</sub> | X <sup>(1)</sup> | Х        | V <sub>IH</sub> | х                                | ×   | High Z                           |
|                              | Х               | Х                | $V_{IH}$ | V <sub>IH</sub> | Х                                |   |                                  |
| Program Inhibit              | Х               | $V_{IL}$         | Х        | V <sub>IH</sub> | Х                                |   |                                  |
|                              | Х               | Х                | Х        | Х               | V <sub>ILPP</sub> <sup>(6)</sup> |   |                                  |
| Output Disable               | Х               | V <sub>IH</sub>  | Х        | V <sub>IH</sub> | Х                                |   | High Z                           |
| Reset                        | Х               | Х                | Х        | V <sub>IL</sub> | Х                                | X   | High Z                           |
| Product Identification       |                 |                  |          | V               |                                  | A0 = V <sub>IL</sub> , A1 - A22 = V <sub>IL</sub> | Manufacturer Code <sup>(3)</sup> |
| Software                     |                 |                  |          | V <sub>IH</sub> |                                  | A0 = V <sub>IH</sub> , A1 - A22 = V <sub>IL</sub> | Device Code <sup>(3)</sup>       |

Notes:

- 1. X can be VIL or VIH.
- 2. Refer to AC programming waveforms.
- 3. Manufacturer Code: 001FH; Device Code: 00BBH
- 4. The VPP pin can be tied to  $V_{CC}$ . For faster program/erase operations,  $V_{PP}$  can be set to 12.0V  $\pm$  0.5V.
- 5.  $V_{IHPP}$  (min) = 0.9V.
- 6.  $V_{ILPP}$  (max) = 0.4V.






### **DC Characteristics**


| Symbol                         | Parameter                                | Condition  | Min                    | Max | Units |
|--------------------------------|--|--|------------------------|-----|-------|
| I <sub>LI</sub>                | Input Load Current                       | $V_{IN} = 0V \text{ to } V_{CC}$   |                        | 1   | μA    |
| I <sub>LO</sub>                | Output Leakage Current                   | $V_{I/O} = 0V \text{ to } V_{CC}$  |                        | 1   | μΑ    |
| I <sub>SB1</sub>               | V <sub>CC</sub> Standby Current CMOS     | $\overline{\text{CE}} = \text{V}_{\text{CCQ}} - 0.3 \text{V to V}_{\text{CC}}$ |                        | 20  | μA    |
| I <sub>CC</sub> <sup>(1)</sup> | V <sub>CC</sub> Active Current           | f = 66 MHz; I <sub>OUT</sub> = 0 mA  |                        | 30  | mA    |
| I <sub>CCRE</sub>              | V <sub>CC</sub> Read While Erase Current | f = 66 MHz; I <sub>OUT</sub> = 0 mA  |                        | 50  | mA    |
| I <sub>CCRW</sub>              | V <sub>CC</sub> Read While Write Current | f = 66 MHz; I <sub>OUT</sub> = 0 mA  |                        | 50  | mA    |
| V <sub>IL</sub>                | Input Low Voltage                        |  |                        | 0.4 | V     |
| V <sub>IH</sub>                | Input High Voltage                       |  | V <sub>CCQ</sub> - 0.4 |     | V     |
| V <sub>OL</sub>                | Output Low Voltage                       | I <sub>OL</sub> = 100 μA   |                        | 0.1 | V     |
| V <sub>OH</sub>                | Output High Voltage                      | I <sub>OH</sub> = -100 μA  | V <sub>CCQ</sub> - 0.1 |     | V     |

Note: 1. In the erase mode,  $I_{CC}$  is 30 mA.

### **Input Test Waveforms and Measurement Level**



### **Output Test Load**



### **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 


|                  | Тур | Max | Units | Conditions            |
|------------------|-----|-----|-------|-----------------------|
| C <sub>IN</sub>  | 4   | 6   | pF    | $V_{IN} = 0V$         |
| C <sub>OUT</sub> | 8   | 12  | pF    | V <sub>OUT</sub> = 0V |

Note: 1. This parameter is characterized and is not 100% tested.

### **AC Asynchronous Read Timing Characteristics**

| Symbol            | Parameter  | Min | Max | Units |
|-------------------|--|-----|-----|-------|
| t <sub>ACC1</sub> | Access, AVD To Data Valid                                    |     | 70  | ns    |
| t <sub>ACC2</sub> | Access, Address to Data Valid                                |     | 70  | ns    |
| t <sub>CE</sub>   | Access, CE to Data Valid                                     |     | 70  | ns    |
| t <sub>OE</sub>   | OE to Data Valid   |     | 20  | ns    |
| t <sub>AHAV</sub> | Address Hold from AVD  | 9   |     | ns    |
| t <sub>AVLP</sub> | AVD Low Pulse Width  | 10  |     | ns    |
| t <sub>AVHP</sub> | AVD High Pulse Width   | 10  |     | ns    |
| t <sub>AAV</sub>  | Address Valid to AVD   | 7   |     | ns    |
| t <sub>DF</sub>   | CE, OE High to Data Float                                    |     | 25  | ns    |
| t <sub>OH</sub>   | Output Hold from OE, CE or Address, Whichever Occurred First |     |     | ns    |
| t <sub>RO</sub>   | RESET to Output Delay  |     | 150 | ns    |


### **AVD** Pulsed Asynchronous Read Cycle Waveform<sup>(1)(2)</sup>



1. After the high-to-low transition on AVD, AVD may remain low as long as the address is stable.

2. CLK may be static high or static low.

### Asynchronous Read Cycle Waveform (1)(2)(3)(4)



Notes: 1.  $\overline{\text{CE}}$  may be delayed up to  $t_{\text{ACC}}$  -  $t_{\text{CE}}$  after the address transition without impact on  $t_{\text{ACC}}$ .

- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$   $t_{\text{OE}}$  after an address change without impact on  $t_{ACC}$ .

  3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first (CL = 5 pF).
- 4. AVD and CLK should be tied low.






### **AC Asynchronous Read Timing Characteristics**


| Symbol            | Parameter                     | Min | Max | Units |
|-------------------|-------------------------------|-----|-----|-------|
| t <sub>ACC1</sub> | Access, AVD To Data Valid     |     | 70  | ns    |
| t <sub>ACC2</sub> | Access, Address to Data Valid |     | 70  | ns    |
| t <sub>CE</sub>   | Access, CE to Data Valid      |     | 70  | ns    |
| t <sub>OE</sub>   | OE to Data Valid              |     | 20  | ns    |
| t <sub>AHAV</sub> | Address Hold from AVD         | 9   |     | ns    |
| t <sub>AVLP</sub> | AVD Low Pulse Width           | 10  |     | ns    |
| t <sub>AVHP</sub> | AVD High Pulse Width          | 10  |     | ns    |
| t <sub>AAV</sub>  | Address Valid to AVD          | 7   |     | ns    |
| t <sub>DF</sub>   | CE, OE High to Data Float     |     | 25  | ns    |
| t <sub>RO</sub>   | RESET to Output Delay         |     | 150 | ns    |
| t <sub>PAA</sub>  | Page Address Access Time      |     | 20  | ns    |

### Page Read Cycle Waveform 1<sup>(1)</sup>



Note: 1. After the high-to-low transition on  $\overline{AVD}$ ,  $\overline{AVD}$  may remain low as long as the page address is stable.

### Page Read Cycle Waveform 2<sup>(1)</sup>




Note: 1.  $\overline{\text{AVD}}$  may remain low as long as the page address is stable.

### **AC Burst Read Timing Characteristics**

| Symbol             | Parameter                | Min | Max | Units |
|--------------------|--------------------------|-----|-----|-------|
| t <sub>CLK</sub>   | CLK Period               | 15  |     | ns    |
| t <sub>CKH</sub>   | CLK High Time            | 4   |     | ns    |
| t <sub>CKL</sub>   | CLK Low Time             | 4   |     | ns    |
| t <sub>CKRT</sub>  | CLK Rise Time            |     | 3.5 | ns    |
| t <sub>CKFT</sub>  | CLK Fall Time            |     | 3.5 | ns    |
| t <sub>ACK</sub>   | Address Valid to Clock   | 7   |     | ns    |
| t <sub>AVCK</sub>  | AVD Low to Clock         | 7   |     | ns    |
| t <sub>CECK</sub>  | CE Low to Clock          | 7   |     | ns    |
| t <sub>CKAV</sub>  | Clock to AVD High        | 3   |     | ns    |
| t <sub>QHCK</sub>  | Output Hold from Clock   | 3   |     | ns    |
| t <sub>AHCK</sub>  | Address Hold from Clock  | 8   |     | ns    |
| t <sub>CKRY</sub>  | Clock to WAIT Delay      |     | 13  | ns    |
| t <sub>CESAV</sub> | CE Setup to AVD          | 10  |     | ns    |
| t <sub>AAV</sub>   | Address Valid to AVD     | 10  |     | ns    |
| t <sub>AHAV</sub>  | Address Hold From AVD    | 9   |     | ns    |
| t <sub>CKQV</sub>  | CLK to Data Delay        |     | 13  | ns    |
| t <sub>CEQZ</sub>  | CE High to Output High-Z |     | 10  | ns    |

### **Burst Read Cycle Waveform**




Notes: 1. The WAIT signal (dashed line) shown is for a burst configuration register setting of B10 and B8 = 0. The WAIT Signal (solid line) shown is for a burst configuration setting of B10 = 1 and B8 = 0.

2. After the high-to-low transition on AVD, AVD may remain low.






### **Burst Read Waveform (Clock Latency of 3)**




Note: 1. Dashed line reflects a B10 and B8 setting of 0 in the configuration register. Solid line reflects a B10 setting of 1 and B8 setting of 1 in the configuration register.

### Hold Data for 2 Clock Cycles Read Waveform (Clock Latency of 3)




Note: 1. Dashed line reflects a burst configuration register setting of B10 and B8 = 1, B9 = 1. Solid line reflects a burst configuration register setting of B10 = 1, B9 and B8 = 1

### Four-word Burst Read Waveform (Clock Latency of 4)



Note: 1. The WAIT signal shown is for a burst configuration register of B10 and B8 = 1.

### **Burst Suspend Waveform**



Notes: 1. The WAIT signal (dashed line) shown is for a burst configuration register setting of B10 and B8 = 0. The WAIT Signal (solid line) shown is for a burst configuration setting of B10 = 1 and B8 = 0.

2. During Burst Suspend, CLK signal can be held low or high.






#### **AC Word Load Characteristics 1**

| Symbol             | Parameter                       | Min | Max | Units |
|--------------------|---------------------------------|-----|-----|-------|
| t <sub>AAV</sub>   | Address Valid to AVD High       | 10  |     | ns    |
| t <sub>AHAV</sub>  | Address Hold Time from AVD High | 9   |     | ns    |
| t <sub>AVLP</sub>  | AVD Low Pulse Width             | 10  |     | ns    |
| t <sub>DS</sub>    | Data Setup Time                 | 50  |     | ns    |
| t <sub>DH</sub>    | Data Hold Time                  | 0   |     | ns    |
| t <sub>CESAV</sub> | CE Setup to AVD                 | 10  |     | ns    |
| t <sub>WP</sub>    | CE or WE Low Pulse Width        | 35  |     | ns    |
| t <sub>WPH</sub>   | CE or WE High Pulse Width       | 25  |     | ns    |
| t <sub>WEAV</sub>  | WE High Time to AVD Low         | 25  |     | ns    |
| t <sub>CEAV</sub>  | CE High Time to AVD Low         | 25  |     | ns    |


#### **AC Word Load Waveforms 1**

#### WE Controlled<sup>(1)</sup>



Note: 1. After the high-to-low transition on  $\overline{AVD}$ ,  $\overline{AVD}$  may remain low as long as the CLK input does not toggle.

### **CE** Controlled<sup>(1)</sup>




Note: 1. After the high-to-low transition on  $\overline{AVD}$ ,  $\overline{AVD}$  may remain low as long as the CLK input does not toggle.

### **AC Word Load Characteristics 2**

| Symbol           | Parameter  | Min | Max | Units |
|------------------|--|-----|-----|-------|
| t <sub>AS</sub>  | Address Setup Time to $\overline{\text{WE}}$ and $\overline{\text{CE}}$ High | 50  |     | ns    |
| t <sub>AH</sub>  | Address Hold Time  | 0   |     | ns    |
| t <sub>DS</sub>  | Data Setup Time  | 50  |     | ns    |
| t <sub>DH</sub>  | Data Hold Time   | 0   |     | ns    |
| t <sub>WP</sub>  | CE or WE Low Pulse Width   | 35  |     | ns    |
| t <sub>WPH</sub> | CE or WE High Pulse Width  | 25  |     | ns    |


### **AC Word Load Waveforms 2**

### **WE** Controlled<sup>(1)</sup>



Note: 1. The CLK input should not toggle.

### **CE** Controlled<sup>(1)</sup>




Note: 1. The CLK input should not toggle.




### **Program Cycle Characteristics**

| Symbol            | Parameter                                    | Min | Тур | Max | Units |
|-------------------|--|-----|-----|-----|-------|
| t <sub>BP</sub>   | Word Programming Time                        |     | 22  |     | μs    |
| t <sub>SEC1</sub> | Sector Erase Cycle Time (4K word sectors)    |     | 200 |     | ms    |
| t <sub>SEC2</sub> | Sector Erase Cycle Time (32K word sectors)   |     | 800 |     | ms    |
| t <sub>ES</sub>   | Erase Suspend Time                           |     |     | 15  | μs    |
| t <sub>PS</sub>   | Program Suspend Time                         |     |     | 10  | μs    |
| t <sub>ERES</sub> | Delay between Erase Resume and Erase Suspend | 500 |     |     | μs    |

### **Program Cycle Waveforms**



### **Sector, Plane or Chip Erase Cycle Waveforms**



- Notes: 1. Any address can be used to load data.
  - 2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.
  - 3. The data can be 40H or 10H.
  - 4. For chip erase, any address can be used. For plane erase or sector erase, the address depends on what plane or sector is to be erased.
  - 5. For chip erase, the data should be 21H, for plane erase, the data should be 22H, and for sector erase, the data should be 20H.

Table 6. Common Flash Interface Definition for AT52SQ1283J

| Address | AT52SQ1283J | Comments                          |
|---------|-------------|-----------------------------------|
| 10h     | 0051h       | "Q"                               |
| 11h     | 0052h       | "R"                               |
| 12h     | 0059h       | " <b>Y</b> "                      |
| 13h     | 0003h       |                                   |
| 14h     | 0000h       |                                   |
| 15h     | 0041h       |                                   |
| 16h     | 0000h       |                                   |
| 17h     | 0000h       |                                   |
| 18h     | 0000h       |                                   |
| 19h     | 0000h       |                                   |
| 1Ah     | 0000h       |                                   |
| 1Bh     | 0016h       | VCC min write/erase               |
| 1Ch     | 0019h       | VCC max write/erase               |
| 1Dh     | 00B5h       | VPP min voltage                   |
| 1Eh     | 00C5h       | VPP max voltage                   |
| 1Fh     | 0004h       | Typ word write – 16 μs            |
| 20h     | 0000h       |                                   |
| 21h     | 0009h       | Typ block erase – 500 ms          |
| 22h     | 0011h       | Typ chip erase – 131,000 ms       |
| 23h     | 0004h       | Max word write/typ time           |
| 24h     | 0000h       | n/a                               |
| 25h     | 0003h       | Max block erase/typ block erase   |
| 26h     | 0003h       | Max chip erase/ typ chip erase    |
| 27h     | 0018h       | Device size                       |
| 28h     | 0001h       | x16 device                        |
| 29h     | 0000h       | x16 device                        |
| 2Ah     | 0000h       | Multiple byte write not supported |
| 2Bh     | 0000h       | Multiple byte write not supported |
| 2Ch     | 0003h       | 3 regions, $x = 3$                |
| 2Dh     | 0007h       | 8K bytes, Y = 7                   |
| 2Eh     | 0000h       | 8K bytes, Y = 7                   |
| 2Fh     | 0020h       | 8K bytes, Z = 32                  |
| 30h     | 0000h       | 8K bytes, Z = 32                  |
| 31h     | 00FDh       | 64K bytes, Y = 253                |
| 32h     | 0000h       | 64K bytes, Y = 253                |
| 33h     | 0000h       | 64K bytes, Z = 256                |
| 34h     | 0001h       | 64K bytes, Z = 256                |
| 35h     | 0007h       | 8K bytes, Y = 7                   |
| 36h     | 0000h       | 8K bytes, Y = 7                   |
| 37h     | 0020h       | 8K bytes, Z = 32                  |
| 38h     | 0000h       | 8K bytes, Z = 32                  |





Table 6. Common Flash Interface Definition for AT52SQ1283J (Continued)

| Address | AT52SQ1283J | Comments   |
|---------|-------------|--|
|         | VENDOR SPE  | CIFIC EXTENDED QUERY   |
| 41h     | 0050h       | "P"  |
| 42h     | 0052h       | "R"  |
| 43h     | 0049h       | יוןיי  |
| 44h     | 0031h       | Major version number, ASCII  |
| 45h     | 0030h       | Minor version number, ASCII  |
| 46h     | 00BFh       | Bit 0 – chip erase supported, 0 – no, 1 – yes  |
|         |             | Bit 1 – erase suspend supported, 0 – no, 1 – yes   |
|         |             | Bit 2 – program suspend supported, 0 – no, 1 – yes   |
|         |             | Bit 3 – simultaneous operations supported, 0 – no, 1 – yes   |
|         |             | Bit 4 – burst mode read supported, 0 – no, 1 – yes   |
|         |             | Bit 5 – page mode read supported, 0 – no, 1 – yes  |
|         |             | Bit 6 – queued erase supported, 0 – no, 1 – yes  |
|         |             | Bit 7 – protection bits supported, 0 – no, 1 – yes   |
| 47h     | 0002h       | Bit 8 – top ("0"), bottom ("1"), or both top and bottom ("2") boot block device Undefined bits are "0"   |
| 48h     | 000Fh       | Bit 0 – 4 word linear burst with wrap around, 0 – no, 1 – yes  Bit 1 – 8 word linear burst with wrap around, 0 – no, 1 – yes  Bit 2 – 16 word linear burst with wrap around, 0 – no, 1 – yes  Bit 3 – continuos burst, 0 – no, 1 – yes  Undefined bits are "0" |
| 49h     | 0001h       | Bit 0 – 4 word page, 0 – no, 1 – yes Bit 1 – 8 word page, 0 – no, 1 – yes Undefined bits are "0"   |
| 4Ah     | 0080h       | Location of protection register lock byte, the section's first byte  |
| 4Bh     | 0003h       | # of bytes in the factory prog section of prot register – 2*n  |
| 4Ch     | 0007h       | # of bytes in the user prog section of prot register – 2*n – 132   |
| 4Dh     | 0020h       | Number of planes – 32 planes   |


# **PSRAM Description**

The Pseudo-SRAM (PSRAM) is an integrated memory based on a self-refresh DRAM array. It is designed to be identical in operation and interface to the standard 6T SRAMS. The device is designed for low standby, low operating current and includes a user configurable low-power mode. Two chip selects  $(\overline{PCS1}$  and  $\overline{ZZ})$  and an output enable  $(\overline{POE})$  is available to allow for easy memory expansion. Byte controls  $(\overline{PUB}$  and  $\overline{PLB})$  allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The deep sleep mode reduces standby current drain while not retaining data in the array.

# PSRAM Features

- Fast Cycle Times
  - T<sub>ACC</sub> < 70 ns
- Very Low Standby Current
  - $-I_{SB0} < 10 \mu A @ 3.0V$
- Very Low Operating Current
  - 1.0 mA at 3.0V and 1 µs (Typical)
- Memory Expansion with PCS1 and POE
- TTL Compatible Three-state Output Driver

# Functional Block Diagram







## **Functional Description**

| PCS1             | ZZ | POE              | PWE              | PLB              | PUB              | I/O0 - 7         | I/O8 - 15        | Mode             | Power           |
|------------------|----|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-----------------|
| Н                | Н  | X <sup>(1)</sup> | X <sup>(1)</sup> | X <sup>(1)</sup> | X <sup>(1)</sup> | High-Z           | High-Z           | Deselected       | Standby         |
| X <sup>(1)</sup> | L  | X <sup>(1)</sup> | X <sup>(1)</sup> | X <sup>(1)</sup> | X <sup>(1)</sup> | High-Z           | High-Z           | Deselected       | Low-power Modes |
| X <sup>(1)</sup> | Н  | X <sup>(1)</sup> | X <sup>(1)</sup> | Н                | Н                | High-Z           | High-Z           | Deselected       | Standby         |
|                  | Н  | Н                | Н                | L                | X <sup>(1)</sup> | High-Z           | High-Z           | Output Disabled  | Active          |
|                  | Н  | Н                | Н                | X <sup>(1)</sup> | L                | High-Z           | High-Z           | Output Disabled  | Active          |
|                  |    |                  |                  | L                | Н                | D <sub>OUT</sub> | High-Z           | Lower Byte Read  | Active          |
|                  |    | L                | Н                | Н                | L                | High-Z           | D <sub>OUT</sub> | Upper Byte Read  | Active          |
|                  |    |                  |                  | L                | L                | D <sub>OUT</sub> | D <sub>OUT</sub> | Word Read        | Active          |
| -                | Н  |                  |                  | L                | Н                | D <sub>IN</sub>  | High-Z           | Lower Byte Write | Active          |
|                  |    | X <sup>(1)</sup> | L                | Н                | L                | High-Z           | D <sub>IN</sub>  | Upper Byte Write | Active          |
|                  |    |                  |                  | L                | L                | D <sub>IN</sub>  | D <sub>IN</sub>  | Word Write       | Active          |

Note: 1. X means don't care (must be low or high state).

## **Recommended DC Operating Conditions**(1)(2)

| Item               | Symbol           | Min                    | Max                                   | Unit |
|--------------------|------------------|------------------------|---------------------------------------|------|
| Supply Voltage     | PV <sub>CC</sub> | 2.7                    | 3.1                                   | V    |
| Ground             | PGND             | 0                      | 0                                     | V    |
| Input High Voltage | V <sub>IH</sub>  | V <sub>CCQ</sub> - 0.4 | V <sub>CCQ</sub> + 0.2 <sup>(3)</sup> | V    |
| Input Low Voltage  | V <sub>IL</sub>  | -0.2 <sup>(4)</sup>    | 0.2 V <sub>CCQ</sub>                  | V    |

Notes: 1.  $T_A = -25^{\circ}C$  to 85°C, otherwise specified.

- 2. Overshoot and undershoot are sampled, not 100% tested.
- 3. Overshoot:  $PV_{CC} + 1.0V$  in case of pulse width  $\leq 20$  ns.
- 4. Undershoot: -1.0V in case of pulse width  $\leq$  20 ns.

## Capacitance<sup>(1)</sup> (f = 1 MHz, $T_A = 25$ °C)

| Item              | Symbol           | Test Condition | Min | Max | Unit |
|-------------------|------------------|----------------|-----|-----|------|
| Input Capacitance | C <sub>IN</sub>  | $V_{IN} = 0V$  |     | 8   | pF   |
| I/O Capacitance   | C <sub>I/O</sub> | $V_{IN} = 0V$  |     | 8   | pF   |

Note: 1. Capacitance is sampled, not 100% tested.

# AT52SQ1283J [Preliminary]

## **DC** and Operating Characteristics

| Item                   | Symbol           | Test Conditions  | Min                  | Тур | 32M Max              | Unit |
|------------------------|------------------|--|----------------------|-----|----------------------|------|
| Input Leakage Current  | ILI              | $V_{IN} = PGND \text{ to } PV_{CC}$  | -1                   |     | 1                    | μΑ   |
| Output Leakage Current | I <sub>LO</sub>  | $\overline{PCS1} = V_{IH}, \overline{ZZ} = V_{IH}, \overline{POE} = V_{IH}$<br>or $\overline{PWE} = V_{IL}, V_{I/O} = PGND$ to $PV_{CC}$   | -1                   |     | 1                    | μΑ   |
| Average Operating      | I <sub>CC1</sub> | $\label{eq:cycle_time} \begin{split} & \frac{Cycle\ time = 1\ \mu s,\ 100\%\ duty,\ I\ _{I/O} = 0\ mA,}{PCS1} \leq 0.2V,\ \overline{ZZ} = V_{IH},\ V_{IN} \leq 0.2V\ or\ V_{IN} \geq \\ & PV_{CC} - 0.2V \end{split}$  |                      |     | 3                    | mA   |
| Current                |                  | $\frac{\text{Cycle time} = \text{Min, I}_{\text{I/O}} = 0 \text{ mA, } 100\% \text{ duty,}}{\overline{\text{PCS1}} = \text{V}_{\text{IL}}, \overline{\text{ZZ}} = \text{V}_{\text{IH}}, \text{V}_{\text{IN}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}}}$ |                      |     | 25                   | mA   |
| Output Low Voltage     | V <sub>OL</sub>  | I <sub>OL</sub> = 0.5 mA   |                      |     | 0.2 V <sub>CCQ</sub> | V    |
| Output High Voltage    | V <sub>OH</sub>  | I <sub>OH</sub> = -0.5 mA  | 0.8 V <sub>CCQ</sub> |     |                      | ٧    |
| Standby Current (TTL)  | I <sub>SB</sub>  | $\overline{PCS1} = V_{IH}, \overline{ZZ} = V_{IH},$<br>other inputs = $V_{IH}$ or $V_{IL}$   |                      |     | 0.3                  | mA   |
| Standby Current (CMOS) | I <sub>SB1</sub> | $\overline{PCS1} \ge PV_{CC} - 0.2V, \overline{ZZ} \ge PV_{CC} - 0.2V,$<br>other inputs = 0 ~ $PV_{CC}$  |                      |     | 120                  | μΑ   |
| Low Power Modes        | I <sub>SB0</sub> | $\overline{ZZ} \le 0.2V$ , other inputs = 0 ~ PV <sub>CC</sub> , no refresh (DPD)  |                      |     | 10                   | μΑ   |






# AC Characteristics (PV<sub>CC</sub> = 2.7V - 3.1V, T<sub>A</sub> = $-25^{\circ}$ C to $85^{\circ}$ C)

|             |                                   |                  | Speed | d Bins |      |
|-------------|-----------------------------------|------------------|-------|--------|------|
|             |                                   |                  | 70    | ns     |      |
| Parameter L | ist                               | Symbol           | Min   | Max    | Unit |
|             | Read Cycle Time                   | t <sub>RC</sub>  | 70    | 20K    | ns   |
|             | Address Access Time               | t <sub>AA</sub>  |       | 70     | ns   |
|             | Chip Select to Output             | t <sub>co</sub>  |       | 70     | ns   |
|             | Output Enable to Valid Output     | t <sub>OE</sub>  |       | 25     | ns   |
|             | PUB, PLB Access Time              | t <sub>BA</sub>  |       | 70     | ns   |
| Dood        | Chip Select to Low-Z Output       | t <sub>LZ</sub>  | 10    |        | ns   |
| Read        | PUB, PLB Enable to Low-Z Output   | t <sub>BLZ</sub> | 10    |        | ns   |
|             | Output Enable to Low-Z Output     | t <sub>OLZ</sub> | 5     |        | ns   |
|             | Chip Disable to High-Z Output     | t <sub>HZ</sub>  | 0     | 5      | ns   |
|             | PUB, PLB Disable to High-Z Output | t <sub>BHZ</sub> | 0     | 5      | ns   |
|             | Output Disable to High-Z Output   | t <sub>OHZ</sub> | 0     | 5      | ns   |
|             | Output Hold from Address Change   | t <sub>OH</sub>  | 5     |        | ns   |
|             | Write Cycle Time                  | t <sub>wc</sub>  | 70    | 20K    | ns   |
|             | Chip Select to End of Write       | t <sub>CW</sub>  | 60    |        | ns   |
|             | Address Set-up Time               | t <sub>AS</sub>  | 0     |        | ns   |
|             | Address Valid to End of Write     | t <sub>AW</sub>  | 60    |        | ns   |
|             | PUB, PLB Valid to End of Write    | t <sub>BW</sub>  | 60    |        | ns   |
| Write       | Write Pulse Width                 | t <sub>WP</sub>  | 50    |        | ns   |
|             | Write Recovery Time               | t <sub>wr</sub>  | 0     |        | ns   |
|             | Write to Output High-Z            | t <sub>WHZ</sub> | 0     | 5      | ns   |
|             | Data to Write Time Overlap        | t <sub>DW</sub>  | 20    |        | ns   |
|             | Data Hold from Write Time         | t <sub>DH</sub>  | 0     |        | ns   |
|             | End Write to Output Low-Z         | t <sub>OW</sub>  | 5     |        | ns   |
| Page        | Page Mode Cycle Time              | t <sub>PC</sub>  | 25    |        | ns   |
|             | Page Mode Address Access Time     | t <sub>PAA</sub> |       | 25     | ns   |
|             | Maximum Cycle Time                | t <sub>MRC</sub> |       | 20K    | ns   |
|             | PCS1 High Pulse Width             | t <sub>CP</sub>  | 10    |        | ns   |
|             |                                   |                  |       |        |      |

### **Power Up Sequence**

- 1. Apply Power.
- 2. Maintain stable power for a minimum of 200  $\mu$ s with  $\overline{PCS1} = V_{IH}$

## **Standby Mode State Machines**




## **Standby Mode Characteristics**

| Mode            | Memory Cell Data | 32M Standby Current (μA) | Wait Time (µs) |
|-----------------|------------------|--------------------------|----------------|
| Standby         | Valid            | 120 (ISB1)               | 0              |
| Low Power Modes | Invalid          | 10 (ISB0)                | 200            |




#### Read Cycle (1)

(Address Controlled,  $\overline{PCS1} = \overline{POE} = V_{\parallel}$ ,  $\overline{ZZ} = \overline{PWE} = V_{\parallel}$ ,  $\overline{PUB}$  or/and  $\overline{PLB} = V_{\parallel}$ )



### Read Cycle (2)

 $(\overline{ZZ} = \overline{PWE} = V_{IH})$ 




Notes:

- 1. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{HZ}$  (max) is less than  $t_{LZ}$  (min) both for a given device and from device to device interconnection.
- 3. Do not access device with cycle timing shorter than  $t_{RC}$  ( $t_{WC}$ ) for continuous periods > 20  $\mu$ s.

## **Page Read Cycle**

 $(\overline{ZZ} = \overline{PWE} = V_{IH}, 16 \text{ Words Access})$ 




Notes:

44

- 1. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{HZ}$  (max) is less than  $t_{LZ}$  (min) both for a given device and from device to device interconnection.
- 3. Do not access device with cycle timing shorter than  $t_{RC}$  ( $t_{WC}$ ) for continuous periods > 20  $\mu$ s.


#### Write Cycle (1)

 $(\overline{PWE} \text{ Controlled}, \overline{ZZ} = V_{IH})$ 




### Write Cycle (2)

 $(\overline{PCS1} \text{ Controlled}, \overline{ZZ} = V_{IH})$ 



## Write Cycle (3)

 $(\overline{PUB}, \overline{PLB} \text{ Controlled}, \overline{ZZ} = V_{IH})$ 




- Notes: 1. A write occurs during the overlap (t<sub>WP</sub>) of low PCS1 and PWE. A write begins when PCS1 goes low and PWE goes low with asserting PUB or PLB for single byte operation or simultaneously asserting PUB and PLB for double byte operation. A write ends at the earliest transition when PCS1 goes high and PWE goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.
  - 2.  $t_{CW}$  is measured from the  $\overline{PCS1}$  going low to end of write.
  - 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
  - 4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{PCS1}$  or  $\overline{PWE}$  going high.
  - 5. Do not access device with cycle timing shorter than  $t_{RC}$  ( $t_{WC}$ ) for continuous periods > 20  $\mu$ s.





### **Page Write Cycle**


(Address Controlled,  $\overline{ZZ} = V_{IH}$ )



- Notes: 1. A write occurs during the overlap (t<sub>wp</sub>) of low PCS1 and PWE. A write begins when PCS1 goes low and PWE goes low with asserting PUB or PLB for single byte operation or simultaneously asserting PUB and PLB for double byte operation. A write ends at the earliest transition when PCS1 goes high and PWE goes high. The twp is measured from the beginning of write to the end of write.
  - 2.  $t_{CW}$  is measured from the  $\overline{PCS1}$  going low to end of write.

  - t<sub>AS</sub> is measured from the address valid to the beginning of write.
     t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as PCS1 or PWE going high.
     Do not access device with cycle timing shorter than t<sub>RC</sub> (t<sub>WC</sub>) for continuous periods > 20 µs.

## **Deep Power-down Mode Entry/Exit**



| Parameter Description                      |                            | Min | Max | Units |
|--|----------------------------|-----|-----|-------|
| t <sub>ZZWE</sub>                          | ZZ low to Write Enable Low | 0   | 1   | μs    |
| t <sub>R</sub> (Deep Power-down Mode Only) | Operation Recovery Time    |     | 200 | μs    |
| t <sub>ZZmin</sub>                         | Low Power Mode Time        | 10  |     | μs    |




## AT52SQ1283J Ordering Information

| t <sub>ACC</sub><br>(ns) | Ordering Code    | Package | Operation Range |
|--------------------------|------------------|---------|-----------------|
| 85                       | AT52SQ1283J-85CI | 88C1    | -25° to 85°C    |
| 70                       | AT52SQ1283J-70CI | 88C1    | -25° to 85°C    |

|      | Package Type  |
|------|---|
| 88C1 | 88-ball, Plastic Chip-size Ball Grid Array Package (CBGA) |

## **Packaging Information**

#### 88C1 - CBGA





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others, are registered trademarks, and Everywhere You Are<sup>SM</sup> and others are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

